[riscv-isa-sim.git] / riscv / insns / c_swsp.h

require_extension('C');
MMU.store_uint32(RVC_SP + insn.rvc_lwsp_imm(), RVC_RS2);