[riscv-isa-sim.git] / riscv / insns / fadd_d.h

require_fp;
softfloat_roundingMode = RM;
FRD = f64_add(FRS1, FRS2);
set_fp_exceptions;