[riscv-isa-sim.git] / riscv / insns / fcvt_d_lu.h

require_extension('D');
require_rv64;
require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(ui64_to_f64(RS1).v);
set_fp_exceptions;