[riscv-isa-sim.git] / riscv / insns / fcvt_d_s.h

require_fp;
softfloat_roundingMode = RM;
FRD = f32_to_f64(FRS1);
set_fp_exceptions;