[riscv-isa-sim.git] / riscv / insns / fcvt_l_s.h

require_xpr64;
require_fp;
softfloat_roundingMode = RM;
RD = f32_to_i64(FRS1, RM, true);
set_fp_exceptions;