[riscv-isa-sim.git] / riscv / insns / fcvt_lu_d.h

require_xpr64;
require_fp;
softfloat_roundingMode = RM;
RD = f64_to_ui64(FRS1, RM, true);
set_fp_exceptions;