[riscv-isa-sim.git] / riscv / insns / fcvt_s_d.h

require_extension('D');
require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(f64_to_f32(f64(FRS1)).v);
set_fp_exceptions;