[riscv-isa-sim.git] / riscv / insns / fcvt_s_l.h

require_xpr64;
require_fp;
softfloat_roundingMode = RM;
FRD = i64_to_f32(RS1);
set_fp_exceptions;