[riscv-isa-sim.git] / riscv / insns / fdiv_d.h

require_fp;
softfloat_roundingMode = RM;
FRD = f64_div(FRS1, FRS2);
set_fp_exceptions;