[riscv-isa-sim.git] / riscv / insns / fdiv_d.h

require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(f64_div(FRS1, FRS2));
set_fp_exceptions;