[riscv-isa-sim.git] / riscv / insns / fmul_d.h

require_extension('D');
require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(f64_mul(f64(FRS1), f64(FRS2)).v);
set_fp_exceptions;