[riscv-isa-sim.git] / riscv / insns / fmul_d.h

require_fp;
softfloat_roundingMode = RM;
FRD = f64_mul(FRS1, FRS2);
set_fp_exceptions;