[riscv-isa-sim.git] / riscv / insns / fmv_d_x.h

require_rv64;
require_fp;
WRITE_FRD(RS1);