f0f95aca06b7bea9b73032c7a8c9f6dbe273c08f
[riscv-isa-sim.git] / riscv / insns / fmv_s_x.h
1 require_extension('F');
2 require_fp;
3 WRITE_FRD(RS1);