[riscv-isa-sim.git] / riscv / insns / fmv_x_d.h

require_rv64;
require_fp;
WRITE_RD(FRS1);