74ef3f6c652422aaac9dd2661ae3d611d49ded29
[riscv-isa-sim.git] / riscv / insns / fsgnj_d.h
1 require_fp;
2 WRITE_FRD((FRS1 &~ INT64_MIN) | (FRS2 & INT64_MIN));