[riscv-isa-sim.git] / riscv / insns / fsgnjx_d.h

require_extension('D');
require_fp;
WRITE_FRD(FRS1 ^ (FRS2 & INT64_MIN));