[riscv-isa-sim.git] / riscv / insns / fsgnjx_s.h

require_fp;
WRITE_FRD(FRS1 ^ (FRS2 & (uint32_t)INT32_MIN));