426f24171118de816f72a09c0ce16ef88d747c33
[riscv-isa-sim.git] / riscv / insns / fsqrt_s.h
1 require_fp;
2 softfloat_roundingMode = RM;
3 FRD = f32_sqrt(FRS1);
4 set_fp_exceptions;