[riscv-isa-sim.git] / riscv / insns / fsub_s.h

require_fp;
softfloat_roundingMode = RM;
FRD = f32_sub(FRS1, FRS2);
set_fp_exceptions;