projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
0999c0017b75d3df274758911b30326b8ff60f03
[riscv-isa-sim.git]
/
riscv
/
insns
/
lhu.h
1
RD
=
mmu
.
load_uint16
(
RS1
+
SIMM
);