6af2a2a32c97df03c0c7e6323a7488d85d900fe5
[riscv-isa-sim.git] / riscv / insns / lui.h
1 RD = sext32(BIGIMM << IMM_BITS);