projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
f8f98414f58aa6132f61ea32202fce8176a28994
[riscv-isa-sim.git]
/
riscv
/
insns
/
lwu.h
1
require_xpr64
;
2
RD
=
mmu
.
load_uint32
(
RS1
+
SIMM
);