[riscv-isa-sim.git] / riscv / insns / mulw.h

require_rv64;
WRITE_RD(sext32(RS1 * RS2));