7b0a934b68e20ee022e7c871e88dfb8210a413a4
[riscv-isa-sim.git] / riscv / insns / mulw.h
1 require_xpr64;
2 RD = sext32(RS1 * RS2);