07bcac3555c41da7eacc84775e17b7bb4d5830a7
[riscv-isa-sim.git] / riscv / insns / or.h
1 RD = RS1 | RS2;