9b966a683554407e2ddb44448101f2721e63e72e
[riscv-isa-sim.git] / riscv / insns / rdinstret.h
1 RD = cycle;