af5bd10240fb63d249915809bb9930b62b0fbf0a
[riscv-isa-sim.git] / riscv / insns / sb.h
1 mmu.store_uint8(RS1+BIMM, RS2);