[riscv-isa-sim.git] / riscv / insns / slliw.h

require_xpr64;
RD = sext32(RS1 << SHAMTW);