7102da0c0ff46540004ea27aaf250e6c5c045a5d
[riscv-isa-sim.git] / riscv / insns / sra.h
1 RD = sext_xprlen(sext_xprlen(RS1) >> (RS2 & (xprlen-1)));