a9aa8762084056d90dbaa623f7eacfd7acf7c21c
[riscv-isa-sim.git] / riscv / insns / vfmsv.h
1 require_vector;
2 require_fp;
3 UT_LOOP_START
4 UT_LOOP_FRD = FRS1;
5 UT_LOOP_END