[riscv-isa-sim.git] / riscv / insns / vlhu.h

require_vector;
VEC_LOAD(RD, load_uint16, 2);