[riscv-isa-sim.git] / riscv / insns / vlstd.h

require_vector;
require_xpr64;
VEC_LOAD(RD, load_int64, RS2);