[riscv-isa-sim.git] / riscv / insns / vlw.h

require_vector;
VEC_LOAD(RD, load_int32, 4);