91d63d400c9bace8551837cb655148b01bcabadc
[riscv-isa-sim.git] / riscv / insns / vmvv.h
1 require_vector;
2 UT_LOOP_START
3 UT_LOOP_RD = UT_LOOP_RS1;
4 UT_LOOP_END