[riscv-isa-sim.git] / riscv / insns / vvcfgivl.h

require_vector;
nxpr_use = SIMM & 0x3f;
nfpr_use = (SIMM >> 6) & 0x3f;
vcfg();
setvl(RS1);
RD = VL;