49b178367e653c92de67124c76cbb748364df7cc
[riscv-isa-sim.git] / riscv / insns / xor.h
1 RD = RS1 ^ RS2;