projects
/
riscv-isa-sim.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
Implement clearing-misa.C-while-PC-is-misaligned proposal
[riscv-isa-sim.git]
/
riscv
/
insns
/
csrrwi.h
diff --git
a/riscv/insns/csrrwi.h
b/riscv/insns/csrrwi.h
index 081b4e9573b4c139810b7ce9f7ad0c7d12be5521..decadf412141076aec92ec58c4a9101e26456c06 100644
(file)
--- a/
riscv/insns/csrrwi.h
+++ b/
riscv/insns/csrrwi.h
@@
-1,4
+1,5
@@
int csr = validate_csr(insn.csr(), true);
-reg_t old = p->get_pcr(csr);
-p->set_pcr(csr, insn.rs1());
-WRITE_RD(sext_xprlen(old));
+reg_t old = p->get_csr(csr);
+p->set_csr(csr, insn.rs1());
+WRITE_RD(sext_xlen(old));
+serialize();