projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0e848d2) | patch
Improve debug performance.
authorTim Newsome <tim@sifive.com>
Wed, 22 Feb 2017 04:22:10 +0000 (20:22 -0800)
committerTim Newsome <tim@sifive.com>
Wed, 22 Feb 2017 04:22:10 +0000 (20:22 -0800)
commit21fb735d62ec9d22e5ac10180716db0d9b5b4217
tree2c67c21967c80a6554f204a8d45f8463dfd4e303tree
parent0e848d2f4376726e74bbf0cecb97ca15e28ca675commit | diff
Improve debug performance.

It's still pitiful, but less so. (5KB/s download speed.)

The tweaks involve switching to the other context as soon as it might be
helpful. The two contexts are executing code, and handling JTAG TAP
input.
riscv/jtag_dtm.cc diff | blob | history
riscv/jtag_dtm.h diff | blob | history
riscv/remote_bitbang.cc diff | blob | history
riscv/remote_bitbang.h diff | blob | history
Simple-V augmented version of spike