Use new NaN discipline
[riscv-isa-sim.git] / hwacha / hwacha.cc
2015-03-16 Yunsup Leebugfix in raising accelerator interrupts
2015-03-13 Andrew WatermanUpdate to new privileged spec
2014-12-05 Andrew Watermanzero-extend 32b instructions for vxcptaux
2014-11-25 Andrew WatermanFactor out the dummy RoCC accelerator
2014-01-21 Quan NguyenMerge branch 'confprec'
2013-11-30 Quan NguyenAdd vsetprec instruction prototype
2013-11-25 Quan NguyenMerge branch 'master' of github.com:ucb-bar/riscv-isa...
2013-11-06 Yunsup Leecorrectly trap when SR_EA is disabled
2013-11-05 Albert OuMerge branch 'master' of github.com:ucb-bar/riscv-isa...
2013-10-29 Yunsup Leeinclude stdexcept
2013-10-19 Yunsup Leemore hwacha supervisor stuff
2013-10-19 Yunsup Leerefactor disassembler, and add hwacha disassembler
2013-10-18 Yunsup Leecatch trap_illegal_instruction in hwacha
2013-10-18 Yunsup Leeadd hwacha exception support
2013-10-16 Yunsup Leeuse reset virtual method
2013-10-16 Yunsup Leeuse uint32_t for vl
2013-10-16 Yunsup Leerevamp hwacha; now runs in physical mode