work towards rvc 1.8
[riscv-isa-sim.git] / riscv / insns / c_addi16sp.h
2015-09-09 Andrew WatermanImprove instruction fetch