[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / c_bne.h
2011-06-11 Andrew Waterman[xcc] instructions now set PC explicitly
2011-04-19 Andrew Waterman[xcc,sim,opcodes] added rvc conditional branches