[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / rdnpc.h
2010-11-22 Andrew Waterman[xcc, sim, pk, opcodes] new instruction encoding!
2010-09-21 Andrew Waterman[xcc, sim] changed instruction format so imm12 subs...
2010-09-13 Andrew Waterman[xcc, sim] branches now are next-PC-based, not PC-based