projects / riscv-isa-sim.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Fix makefile race condition
[riscv-isa-sim.git] / spike / disasm.cc
2014-07-25 Scott Beameradded support for register convention names in debug... blob | commitdiff | raw
2014-04-24 Andrew Watermanfix disassembly of bnez and friends blob | commitdiff | raw | diff to current
2014-03-07 Andrew WatermanAdd fclass.{s|d} instructions blob | commitdiff | raw | diff to current
2014-02-06 Andrew WatermanFix disassembly of JAL blob | commitdiff | raw | diff to current
2014-01-29 Christopher CelioDisasm now translates xor x0,x0,x0 as a machine-generat... blob | commitdiff | raw | diff to current
2014-01-27 Andrew WatermanEliminate hwacha <-> riscv circular dependence blob | commitdiff | raw | diff to current
Simple-V augmented version of spike