projects / riscv-isa-sim.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Commit log now prints while interrupts are enabled.
[riscv-isa-sim.git] / spike /
2014-04-24 Andrew Watermanfix disassembly of bnez and friends tree | commitdiff
2014-03-07 Andrew WatermanAdd fclass.{s|d} instructions tree | commitdiff
2014-02-06 Andrew WatermanFix disassembly of JAL tree | commitdiff
2014-02-01 Andrew WatermanFix linking on Darwin tree | commitdiff
2014-01-29 Christopher CelioDisasm now translates xor x0,x0,x0 as a machine-generat... tree | commitdiff
2014-01-28 Andrew WatermanForce extension loaders to be linked in tree | commitdiff
2014-01-27 Andrew WatermanEnable runtime loading of dynamic library with --extlib tree | commitdiff
2014-01-27 Andrew WatermanEliminate hwacha <-> riscv circular dependence tree | commitdiff
Simple-V augmented version of spike