projects
/
riscv-isa-sim.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Remove MTIME[CMP]; add RTC device
[riscv-isa-sim.git]
/
spike_main
/
disasm.cc
2016-04-28
Andrew Waterman
Remove MTIME[CMP]; add RTC device
blob
|
commitdiff
|
raw
2016-04-20
Andrew Waterman
Split ERET into URET, SRET, HRET, MRET
blob
|
commitdiff
|
raw
|
diff to current
2015-10-20
Andrew Waterman
Update to hopefully final RVC 1.9 encoding
blob
|
commitdiff
|
raw
|
diff to current
2015-10-06
Andrew Waterman
more work towards RVC 1.8
blob
|
commitdiff
|
raw
|
diff to current
2015-10-02
Andrew Waterman
work towards rvc 1.8
blob
|
commitdiff
|
raw
|
diff to current
2015-09-04
Andrew Waterman
Move towards RVC v1.8
blob
|
commitdiff
|
raw
|
diff to current
2015-06-01
Andrew Waterman
New RV64C proposal
blob
|
commitdiff
|
raw
|
diff to current
2015-03-31
Andrew Waterman
Implement RVC draft
blob
|
commitdiff
|
raw
|
diff to current
2015-01-05
Andrew Waterman
canonicalize assembler pseudo-ops
blob
|
commitdiff
|
raw
|
diff to current
2015-01-05
Andrew Waterman
Disassemble jalr x0, x1, 0 as ret
blob
|
commitdiff
|
raw
|
diff to current
2014-12-20
Andrew Waterman
Support building from within root directory
blob
|
commitdiff
|
raw
|
diff to current
projects / riscv-isa-sim.git / history