git.libre-soc.org Git - riscv-isa-sim.git/search

2015-01-05	Andrew Waterman	canonicalize assembler pseudo-ops	commit \| commitdiff \| tree
2015-01-05	Andrew Waterman	Rename riscv-dis to spike-dasm	commit \| commitdiff \| tree
2015-01-05	Andrew Waterman	Disassemble jalr x0, x1, 0 as ret	commit \| commitdiff \| tree
2015-01-03	Andrew Waterman	Require 4-byte instruction alignment until RVC is reimplemented	commit \| commitdiff \| tree
2015-01-03	Andrew Waterman	On misaligned fetch, set EPC to target, not branch...	commit \| commitdiff \| tree
2015-01-02	Andrew Waterman	Reduce dependences on auto-generated code	commit \| commitdiff \| tree

Simple-V augmented version of spike