add Makefile for verilog compilation
[rv32.git] / regfile.py
2018-11-28 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2018-11-26 Luke Kenneth Casso... reorganise cpu regfile, to separate module, with 2R1W...