XilinxVC707MIG : place upper 2GB of 4GB depth configuration in upper address range
[sifive-blocks.git] / .gitignore
1 # sbt build files
2 /target