Implement and test a "phased write port" memory
[soc.git] / NEWS.txt
1 # Version 0.0.1 Release
2
3 First version of Libre-SOC uploaded to PyPI.